
Every coin has two sides and it's only fair to look at each side at a time. On one side we have Russell King's claims that RISC OS 5 contains GPLed Linux PCI code. On the other side, we have Castle's response which just arrived at drobe.co.uk. It's what you've been waiting for, take a deep breath.
"Following discussions with Russell King and with this in mind, Castle should like to respond to claims originally proposed in Justin Fletcher's 'ReadMe.txt' file and Russell King's subsequent posting to the Linux Kernel Mailing List", starts the press released issued on behalf of Castle by their official PR person Mike Williams.
The statement goes on to categorically affirm that RISC OS 5.00, RISC OS 5.01 and RISC OS 5.02 do not "contain work taken from or derived from the ARM-Linux or Linux kernel". Castle assert that it's not their intention to employ GPL derived code in the RISC OS kernel. So, uh, why the Linux kernel function names?
"For the avoidance of doubt, the hardware abstraction layer (roughly analogous to a PC's BIOS) has it's PCI allocation and bridge setup based in part on the following functions from the Linux kernel sources", the statement continues listing the following functions:
pci_alloc_primary_bus, pbus_size_bridges, pbus_assign_resources_sorted, pci_setup_bridge, pci_bridge_check_ranges, pbus_size_mem, pbus_assign_resources, pci_assign_unassigned_resources, pci_scan_bus, pcibios_update_resource, pci_read_bases, pci_alloc_bus, pci_add_new_bus, pci_do_scan_bus, pci_scan_bridge, pci_setup_device, pci_scan_device, pci_scan_slot, pcibios_fixup_bus, pci_calc_resource_flags, pci_size, pdev_fixup_device_resources, pbus_assign_bus_resource, pci_do_scan_bus, pcibios_fixup_pbus_ranges, pci_assign_resource, pdev_sort_resources, pdev_enable_device, pbus_size_io.
A slither of admittance detected there perhaps? The HAL in RISC OS 5 allows the OS kernel to communicate to all kinds of hardware - the HAL is like a stop gap in between devices so the RISC OS kernel need not concern itself with device specifics. So ok, the RISC OS PCI code is in the HAL and it's got nothing to do with GPL derived Linux source code, it's just "based in part" on the Linux source. Oh my.
And if you don't believe Castle, you can ask them for a copy of the sources to the HAL component of RISC OS 5, how generous and willing of them.
"Any company or individual wishing to receive a copy of the source code to this [HAL] component should apply in writing to:
The Managing Director
Castle Technology Ltd
Ore Trading Estate
Woodbridge Road
Framlingham
Suffolk
IP13 9LL
Related articles
Castle reveal shared source licence
Castle and ROS Open reveal plans for 2007
Castle directors patch up 'disagreement'
This article has been linked to, or is available in the following formats:
| [Printable] | [Digg this] | [Blog search] |