Drobe :: The archives
About Drobe | Contact | RSS | Twitter | Tech docs | Downloads | BBC Micro

Reply to thread

Spriteman: This was because the series 1 and most series 2 RPC 600 motherboards had RAM sockets which had a rather high back. Subsequently most PCs had lower sockets which enabled the chips on the back of a SIMM to be much closer to the edge of the board so the whole assembly could be much lower profile. However, this meant that SIMMs with chips on the back as well as the front and where the chips were very close to the edge wouldn't fit in the early RPC socket.

The vast majority of these were 32Mb, which are almost always double sided. Hence when 32Mb was the most common RAM upgrade for RPCs there was a problem in this area. Almost all 64Mb SIMMs have chips only on the front so the problem doesn't arise.

 is a RISC OS Userapdl on 26/6/05 6:38AM
[ Reply | Permalink | Report ]

Please login before posting a comment. Use the form on the right to do so or create a free account.

Search the archives

Today's featured article

  • The Intel XScale conundrum
    Chin up, could be worse
     20 comments, latest by steelpillow on 26/8/05 6:53PM. Published: 25 Aug 2005

  • Random article

  • Bit Torrent client ported to RISC OS
    Theo Markettos ports ctorrent, now in GCCSDK autobuilder
     Discuss this. Published: 29 Mar 2007

  • Useful links

    News and media:

    Top developers:
    RISCOS LtdRISC OS OpenMW SoftwareR-CompAdvantage SixVirtualAcorn

    CJE MicrosAPDLCastlea4X-AmpleLiquid SiliconWebmonster


    RISCOS.org.ukRISCOS.orgRISCOS.infoFilebaseChris Why's Acorn/RISC OS collectionNetSurf

    Non-RISC OS:
    The RegisterThe InquirerApple InsiderBBC NewsSky NewsGoogle Newsxkcddiodesign

    © 1999-2009 The Drobe Team. Some rights reserved, click here for more information
    Powered by MiniDrobeCMS, based on J4U | Statistics
    "Unless and until you are willing to produce the evidence to back up your assertions, please cease and desist making these allegations"
    Page generated in 0.0278 seconds.