Drobe :: The archives
About Drobe | Contact | RSS | Twitter | Tech docs | Downloads | BBC Micro

Reply to thread

In reply to Simler: The RISC verses CISC debated ended long ago, as no CISC processor has run the x86 ISA since the 486. All chips since then have a RISC core that operates on microinstructions that bear absolutely no relation to the x86 instructions. The nasty nasty x86 opcodes are translated by the first few stages of the pipeline, and where as this was a significant overhead on the first pentiums, the vast transistor buget of todays processors makes the decoding insignificant in terms of resources. Thats no to say a well designed RISC instruction set (register rich, three operand) such as POWER can't thrash the x86, in terms of instruction density, instructions per clock and efficent utilisation of chip resources.

 is a RISC OS Userdruck on 25/8/05 4:19PM
[ Reply | Permalink | Report ]

Please login before posting a comment. Use the form on the right to do so or create a free account.

Search the archives

Today's featured article

  • Archive booklets review part three
    Ovation Pro, VirtualRiscPC and hardware tips
     Discuss this. Published: 4 Feb 2006

  • Random article

  • VA halts VirtualRiscPC deliveries
    Market falling apart like a cheap motorcycle
     56 comments, latest by mripley on 17/06/04 08:52AM. Published: 15 Jun 2004

  • Useful links

    News and media:

    Top developers:
    RISCOS LtdRISC OS OpenMW SoftwareR-CompAdvantage SixVirtualAcorn

    CJE MicrosAPDLCastlea4X-AmpleLiquid SiliconWebmonster


    RISCOS.org.ukRISCOS.orgRISCOS.infoFilebaseChris Why's Acorn/RISC OS collectionNetSurf

    Non-RISC OS:
    The RegisterThe InquirerApple InsiderBBC NewsSky NewsGoogle Newsxkcddiodesign

    © 1999-2009 The Drobe Team. Some rights reserved, click here for more information
    Powered by MiniDrobeCMS, based on J4U | Statistics
    "Oh, and books are freaking books, not dead trees, for gawd's sake"
    Page generated in 0.0959 seconds.