Drobe :: The archives
About Drobe | Contact | RSS | Twitter | Tech docs | Downloads | BBC Micro

Reply to thread

It will be fully backwards compatible with instruction set that we are using on current systems from an application developers point of view, some of the X-Scale only instructions wont be supported, but there is very little non hardware specific code using those. There would need to be a few changes to operating systems for initialising the new level2 cache control mechanism, but the largest change will be due to the differing subsystems of which ever SOC (System On Chip) is chosen, which all new machines use rather than the old fashioned discrete processor and seperate I/O chipset.

 is a RISC OS Userdruck on 6/10/05 10:41AM
[ Reply | Permalink | Report ]

Please login before posting a comment. Use the form on the right to do so or create a free account.

Search the archives

Today's featured article

  • RISC OS Adjust Review
    What it says on the tin
     30 comments, latest by nunfetishist on 17/6/04 5:54PM. Published: 4 Jun 2004

  • Random article

  • Data analysing utility enters beta tesing: Equations editted and comments wanted

     Discuss this. Published: 16 Dec 2000

  • Useful links

    News and media:
    IconbarMyRISCOSArcSiteRISCOScodeANSC.S.A.AnnounceArchiveQercusRiscWorldDrag'n'DropGAG-News

    Top developers:
    RISCOS LtdRISC OS OpenMW SoftwareR-CompAdvantage SixVirtualAcorn

    Dealers:
    CJE MicrosAPDLCastlea4X-AmpleLiquid SiliconWebmonster

    Usergroups:
    WROCCRONENKACCIRUGSASAUGROUGOLRONWUGMUGWAUGGAGRISCOS.be

    Useful:
    RISCOS.org.ukRISCOS.orgRISCOS.infoFilebaseChris Why's Acorn/RISC OS collectionNetSurf

    Non-RISC OS:
    The RegisterThe InquirerApple InsiderBBC NewsSky NewsGoogle Newsxkcddiodesign


    © 1999-2009 The Drobe Team. Some rights reserved, click here for more information
    Powered by MiniDrobeCMS, based on J4U | Statistics
    "..your knowledge seems to be below par"
    Page generated in 0.0369 seconds.