Drobe :: The archives
About Drobe | Contact | RSS | Twitter | Tech docs | Downloads | BBC Micro

Reply to thread

arawnsley> Whilst APCS-32 code generated by Norcroft 5.06 may appear 32-bit safe, and sometimes work, it can fail unpredictably because the compiler will generate the instruction LDR Rd,[Rd],#0 which is UNDEFINED in the ARM architecture and can crash on the XScale (I believe its action depends upon whether the memory for that address has been cached and will thus sometimes work as intended, sometimes not.)

 is a RISC OS Useradrianl on 20/01/06 10:28PM
[ Reply | Permalink | Report ]

Please login before posting a comment. Use the form on the right to do so or create a free account.

Search the archives

Today's featured article

  • Should the TCO of RISC OS be higher?
    Show us the money
     61 comments, latest by datawave on 16/06/05 5:07PM. Published: 17 Feb 2005

  • Random article

  • Could public cash save our software?
    Paul Stewart ponders office suites and hardware costs
     15 comments, latest by OliverB on 10/7/06 4:50PM. Published: 8 Jul 2006

  • Useful links

    News and media:
    IconbarMyRISCOSArcSiteRISCOScodeANSC.S.A.AnnounceArchiveQercusRiscWorldDrag'n'DropGAG-News

    Top developers:
    RISCOS LtdRISC OS OpenMW SoftwareR-CompAdvantage SixVirtualAcorn

    Dealers:
    CJE MicrosAPDLCastlea4X-AmpleLiquid SiliconWebmonster

    Usergroups:
    WROCCRONENKACCIRUGSASAUGROUGOLRONWUGMUGWAUGGAGRISCOS.be

    Useful:
    RISCOS.org.ukRISCOS.orgRISCOS.infoFilebaseChris Why's Acorn/RISC OS collectionNetSurf

    Non-RISC OS:
    The RegisterThe InquirerApple InsiderBBC NewsSky NewsGoogle Newsxkcddiodesign


    © 1999-2009 The Drobe Team. Some rights reserved, click here for more information
    Powered by MiniDrobeCMS, based on J4U | Statistics
    "Perhaps drobe should just redirect people to riscos.org, so people get the real news"
    Page generated in 0.0635 seconds.