Drobe :: The archives
About Drobe | Contact | RSS | Twitter | Tech docs | Downloads | BBC Micro

Reply to thread

All DDR is SDRAM, and although usually in DIMM packages, SO-DIMM packaging is available. (I do not mean that DDR is the same as SRAM, of course.)

I agree with you that 66MHz/64b is the native maximum; I am saying this is equivalent to 133MHz/32b. This means the logic to convert between 64b and 32b is inside the ARM already.

I don't see how reducing memory latency below processor latency would help: The memory would be faster than the processor, and therefore only called at the maximum speed of the processor, ie wasted. With sufficient cache, a main store speed half that of the processor (if "single data rate" used) should be good enough, that is, increasing the speed of the memory to that of the processor would not double the overall system speed.

Nonetheless, I may have confused references to the Iyonix's use of DDR with the Kinetic somewhere along the line. I don't see why the Kinetic can't use DDR, the question is if CTL intended it to be used.

(And the answer to the question why didn't CTL run the memory at 133MHz instead of 66MHz, is that it was (if DDR used) already being accessed at that rate, clock speed regardless.)

 is a RISC OS UserAnon on 19/1/09 3:39PM
[ Reply | Permalink | Report ]

Please login before posting a comment. Use the form on the right to do so or create a free account.

Search the archives

Today's featured article

  • Java and RISC OS
    Nick Brown explores the state of play and future options
     47 comments, latest by em2ac on 28/09/07 12:34AM. Published: 19 Sep 2007

  • Random article

  • Experimental RISC OS emulation layer for ARM-powered devices
    Programmer David Given has started work on a miniature reimplementation of the RISC OS kernel and plugged an ARM emulator into it to allow simple RISC OS programs to run on Unix-like operating systems. His work includes modules taken from the RISC OS Open sources. Meanwhile, another coder has spoken of writing a similar emulation layer for Intel-powered PCs - although he wouldn't be the first to attempt such a project.
     10 comments, latest by lym on 25/11/08 11:15AM. Published: 23 Nov 2008

  • Useful links

    News and media:
    IconbarMyRISCOSArcSiteRISCOScodeANSC.S.A.AnnounceArchiveQercusRiscWorldDrag'n'DropGAG-News

    Top developers:
    RISCOS LtdRISC OS OpenMW SoftwareR-CompAdvantage SixVirtualAcorn

    Dealers:
    CJE MicrosAPDLCastlea4X-AmpleLiquid SiliconWebmonster

    Usergroups:
    WROCCRONENKACCIRUGSASAUGROUGOLRONWUGMUGWAUGGAGRISCOS.be

    Useful:
    RISCOS.org.ukRISCOS.orgRISCOS.infoFilebaseChris Why's Acorn/RISC OS collectionNetSurf

    Non-RISC OS:
    The RegisterThe InquirerApple InsiderBBC NewsSky NewsGoogle Newsxkcddiodesign


    © 1999-2009 The Drobe Team. Some rights reserved, click here for more information
    Powered by MiniDrobeCMS, based on J4U | Statistics
    "I see Drobe'll suck up any old s*** as news?"
    Page generated in 0.062 seconds.