Drobe :: The archives
About Drobe | Contact | RSS | Twitter | Tech docs | Downloads | BBC Micro

Reply to thread

ARM8 is not the same as Cortex-A8, which is essentially ARM12. While some A8s are partially super-scaler, notice they say "up to"; not all instructions can be simultainously dispatched. In fact, most can't. Most XScales have large caches and very fast interconnects (The OMAP range have a slow local bus and SPI). The new Ferocean/Sheeva XScale cores are meant to be much faster. My bet is that they're similar in performance.

 is a RISC OS Userrjek on 13/5/09 8:35PM
[ Reply | Permalink | Report ]

Please login before posting a comment. Use the form on the right to do so or create a free account.

Search the archives

Today's featured article

  • An introduction to IP networks
    Part one of masking the 'net
     10 comments, latest by Umair on 9/9/04 10:11PM. Published: 4 Sep 2004

  • Random article

  • Improved floating point emulation for RISC OS
    Mech's SuperFPEm 2.33 released [Updated]
     8 comments, latest by jmcarey on 11/10/02 12:48PM. Published: 1 Oct 2002

  • Useful links

    News and media:
    IconbarMyRISCOSArcSiteRISCOScodeANSC.S.A.AnnounceArchiveQercusRiscWorldDrag'n'DropGAG-News

    Top developers:
    RISCOS LtdRISC OS OpenMW SoftwareR-CompAdvantage SixVirtualAcorn

    Dealers:
    CJE MicrosAPDLCastlea4X-AmpleLiquid SiliconWebmonster

    Usergroups:
    WROCCRONENKACCIRUGSASAUGROUGOLRONWUGMUGWAUGGAGRISCOS.be

    Useful:
    RISCOS.org.ukRISCOS.orgRISCOS.infoFilebaseChris Why's Acorn/RISC OS collectionNetSurf

    Non-RISC OS:
    The RegisterThe InquirerApple InsiderBBC NewsSky NewsGoogle Newsxkcddiodesign


    © 1999-2009 The Drobe Team. Some rights reserved, click here for more information
    Powered by MiniDrobeCMS, based on J4U | Statistics
    "Your attitude is appalling and childish"
    Page generated in 0.0374 seconds.