Drobe :: The archives
About Drobe | Contact | RSS | Twitter | Tech docs | Downloads | BBC Micro

Reply to thread

The PXA series Xscales used in PDAs were seriously crippled, a 200MHz ARM9 based unit could run rings around a 400MHz PXA265 on everything except pure cache bound arithmetic.

But then entire Xscale range suffered from an appalling bad memory system implementation as can been seen on the IOP series used in the Iyonix. And don't even get me started on the hideousness of the pipeline with all of the data hazards the XScale is blighted with, something ARM avoided in their implementations.

Intel are certainly no DEC, and should stick to rebodging PIIIs.

 is a RISC OS Userdruck on 14/5/09 3:22PM
[ Reply | Permalink | Report ]

Please login before posting a comment. Use the form on the right to do so or create a free account.

Search the archives

Today's featured article

  • RISC OS Memory Protection
    Corruption at the lowest levels
     25 comments, latest by Jaco on 30/4/05 9:54AM. Published: 25 Apr 2005

  • Random article

  • Playing a winning hand with Vingt et Un
    <hype> So there is a 32bit BASIC interpreter </hype>
     2 comments, latest by diomus on 24/10/02 8:43AM. Published: 21 Oct 2002

  • Useful links

    News and media:

    Top developers:
    RISCOS LtdRISC OS OpenMW SoftwareR-CompAdvantage SixVirtualAcorn

    CJE MicrosAPDLCastlea4X-AmpleLiquid SiliconWebmonster


    RISCOS.org.ukRISCOS.orgRISCOS.infoFilebaseChris Why's Acorn/RISC OS collectionNetSurf

    Non-RISC OS:
    The RegisterThe InquirerApple InsiderBBC NewsSky NewsGoogle Newsxkcddiodesign

    © 1999-2009 The Drobe Team. Some rights reserved, click here for more information
    Powered by MiniDrobeCMS, based on J4U | Statistics
    "This looks almost like another example of a RISC OS portal not wanting something made public"
    Page generated in 0.031 seconds.