Drobe :: The archives
About Drobe | Contact | RSS | Twitter | Tech docs | Downloads | BBC Micro

Reply to thread

Simtec has already offered SMP systems for RISC OS with a module and API to allow applications to have multiple threads. The problem is that so much of RISC OS itself and its API assumes a single processor, so any interaction with the OS stalls all of the CPUs. So you get to do a huge source upheaval which is more involved than the 32 bit change, and then get to choose between good performance or compatibility with existing applications.

 is a RISC OS Userrjek on 21/5/09 9:48AM
[ Reply | Permalink | Report ]

Please login before posting a comment. Use the form on the right to do so or create a free account.

Search the archives

Today's featured article

  • Beginner's guide to manipulating stock photos
    Getting your message across with ArtWorks and Photodesk
     9 comments, latest by sascott on 8/8/06 9:16AM. Published: 6 Aug 2006

  • Random article

  • November news in brief
    Arcade fun, MSN file transfer, GCC news and more
     16 comments, latest by lym on 21/12/07 11:51AM. Published: 20 Nov 2007

  • Useful links

    News and media:
    IconbarMyRISCOSArcSiteRISCOScodeANSC.S.A.AnnounceArchiveQercusRiscWorldDrag'n'DropGAG-News

    Top developers:
    RISCOS LtdRISC OS OpenMW SoftwareR-CompAdvantage SixVirtualAcorn

    Dealers:
    CJE MicrosAPDLCastlea4X-AmpleLiquid SiliconWebmonster

    Usergroups:
    WROCCRONENKACCIRUGSASAUGROUGOLRONWUGMUGWAUGGAGRISCOS.be

    Useful:
    RISCOS.org.ukRISCOS.orgRISCOS.infoFilebaseChris Why's Acorn/RISC OS collectionNetSurf

    Non-RISC OS:
    The RegisterThe InquirerApple InsiderBBC NewsSky NewsGoogle Newsxkcddiodesign


    © 1999-2009 The Drobe Team. Some rights reserved, click here for more information
    Powered by MiniDrobeCMS, based on J4U | Statistics
    "I must take exception to the publishing of my private email to Drobe. But then they are renowned for bad form"
    Page generated in 0.0432 seconds.