Drobe :: The archives
About Drobe | Contact | RSS | Twitter | Tech docs | Downloads | BBC Micro

Reply to thread

No, really; instruction timings, memory access speeds, contents of system control co-processor registers, core features, etc, all differ wildly. Sheeva's a marketing term, and their efforts to merge the multiple different core designs (such as XScale and Ferocean) under one roof.

 is a RISC OS Userrjek on 2/9/09 1:09AM
[ Reply | Permalink | Report ]

Please login before posting a comment. Use the form on the right to do so or create a free account.

Search the archives

Today's featured article

  • The Intel XScale conundrum
    Chin up, could be worse
     20 comments, latest by steelpillow on 26/8/05 6:53PM. Published: 25 Aug 2005

  • Random article

  • New RISC OS 4.05 ROM set for March
    Spun off from Embedded RISC OS development work
     47 comments, latest by Nodoid on 28/1/03 12:32AM. Published: 13 Jan 2003

  • Useful links

    News and media:

    Top developers:
    RISCOS LtdRISC OS OpenMW SoftwareR-CompAdvantage SixVirtualAcorn

    CJE MicrosAPDLCastlea4X-AmpleLiquid SiliconWebmonster


    RISCOS.org.ukRISCOS.orgRISCOS.infoFilebaseChris Why's Acorn/RISC OS collectionNetSurf

    Non-RISC OS:
    The RegisterThe InquirerApple InsiderBBC NewsSky NewsGoogle Newsxkcddiodesign

    © 1999-2009 The Drobe Team. Some rights reserved, click here for more information
    Powered by MiniDrobeCMS, based on J4U | Statistics
    "Such behaviour on a portal such as Drobe brings down the reputation of the whole platform"
    Page generated in 0.0429 seconds.