Drobe :: The archives
About Drobe | Contact | RSS | Twitter | Tech docs | Downloads | BBC Micro

Reply to thread

However, hubersn was suggesting a Kirkwood port, so might as well bench it.

I do recall both out-of-order and in-order cores under the "Sheeva" name. That's a huge difference - like calling an A5000 another kind of RiscPC.

Of course, both the XScale-derived cores and the Feroceon-derived cores are ARMv5TE... take that however you will, but I know at least WinMo 7 is rumored to require (for Chassis 1, anyway) ARMv6.

 is a RISC OS Userbhtooefr on 2/9/09 5:55AM
[ Reply | Permalink | Report ]

Please login before posting a comment. Use the form on the right to do so or create a free account.

Search the archives

Today's featured article

  • Brush up your ARM coding skills with Matthew Bloch's assembler guide

     Discuss this. Published: 27 Feb 2001

  • Random article

  • Omega on TV
    German RISC OS event gets coverage
     12 comments, latest by Sawadee on 27/3/05 5:12AM. Published: 24 Mar 2005

  • Useful links

    News and media:
    IconbarMyRISCOSArcSiteRISCOScodeANSC.S.A.AnnounceArchiveQercusRiscWorldDrag'n'DropGAG-News

    Top developers:
    RISCOS LtdRISC OS OpenMW SoftwareR-CompAdvantage SixVirtualAcorn

    Dealers:
    CJE MicrosAPDLCastlea4X-AmpleLiquid SiliconWebmonster

    Usergroups:
    WROCCRONENKACCIRUGSASAUGROUGOLRONWUGMUGWAUGGAGRISCOS.be

    Useful:
    RISCOS.org.ukRISCOS.orgRISCOS.infoFilebaseChris Why's Acorn/RISC OS collectionNetSurf

    Non-RISC OS:
    The RegisterThe InquirerApple InsiderBBC NewsSky NewsGoogle Newsxkcddiodesign


    © 1999-2009 The Drobe Team. Some rights reserved, click here for more information
    Powered by MiniDrobeCMS, based on J4U | Statistics
    ""
    Page generated in 0.0413 seconds.