Drobe :: The archives
About Drobe | Contact | RSS | Twitter | Tech docs | Downloads | BBC Micro

Reply to thread

The minimal number of instructions a computer can have (technically) is just one, so resumably a RISC CPU *has* to have more than the minimum:

[link]

;)

 is a RISC OS Userflypig on 13/5/04 1:56PM
[ Reply | Permalink | Report ]

Please login before posting a comment. Use the form on the right to do so or create a free account.

Search the archives

Today's featured article

  • Beginner's guide to manipulating stock photos
    Getting your message across with ArtWorks and Photodesk
     9 comments, latest by sascott on 8/8/06 9:16AM. Published: 6 Aug 2006

  • Random article

  • Work starts on a RISC OS 5 ARM Cortex port
    An attempt to port RISC OS Open's flavour of RISC OS 5 to the Pandora, a 450MHz ARM Cortex-A8-powered ultra-portable net book, is underway, according to programmer Jeffrey Lee.
     26 comments, latest by Stoppers on 2/2/09 8:04AM. Published: 22 Jan 2009

  • Useful links

    News and media:
    IconbarMyRISCOSArcSiteRISCOScodeANSC.S.A.AnnounceArchiveQercusRiscWorldDrag'n'DropGAG-News

    Top developers:
    RISCOS LtdRISC OS OpenMW SoftwareR-CompAdvantage SixVirtualAcorn

    Dealers:
    CJE MicrosAPDLCastlea4X-AmpleLiquid SiliconWebmonster

    Usergroups:
    WROCCRONENKACCIRUGSASAUGROUGOLRONWUGMUGWAUGGAGRISCOS.be

    Useful:
    RISCOS.org.ukRISCOS.orgRISCOS.infoFilebaseChris Why's Acorn/RISC OS collectionNetSurf

    Non-RISC OS:
    The RegisterThe InquirerApple InsiderBBC NewsSky NewsGoogle Newsxkcddiodesign


    © 1999-2009 The Drobe Team. Some rights reserved, click here for more information
    Powered by MiniDrobeCMS, based on J4U | Statistics
    "RISC OS needs a frequently updated news site that has all the news, not just a carefully selected sample. Currently this simply isn't Drobe"
    Page generated in 0.0598 seconds.